Blakely, Sokoloπ, Laylor & Zarman LLP (310) 207. Title: Method And Apparatus For A Low Latency Source-Synchronous Address Receiver For A Host System Bus In A Memory Controller
1st Named Inventor: Srinivasan T. Rajappa
Express Mail No.: EV339914529US Docket No.: 42P. Sheet: 1 of 7 (310) 207-3800

Docket No.: 42P9347C





FIG. 1


Blakely, Sokoloff, Taylor & Zafman LLP

Title: Method And Apparatus For A Low Latency SourceSynchronous Address Receiver For A Host System Bus In A
Memory Controller
1st Named Inventor: Srinivasan T. Rajappa
Express Mail No.: EV339914529US

Docket No.: 42P9347C
Sheet: 2 of 7



Blakely, Sokoloff, Taylor & Zafman LLP (310) 207-3800
Title: Method And Apparatus For A Low Latency SourceSynchronous Address Receiver For A Host System Bus In A
Memory Controller
1st Named Inventor: Srinivasan T. Rajappa
Express Mail No.: EV339914529US Docket No.: 42P9347C
Sheet: 3 of 7




(310) 207-3800

Blakely, Sokoloff, Taylor & Zafman LLP (310) 20 Title: Method And Apparatus For A Low Latency Source-Synchronous Address Receiver For A Host System Bus In A Memory Controller

1st Named Inventor: Srinivasan T. Rajappa Express Mail No.: EV339914529US Sheet: 4 of 7

Docket No.: 42P9347C



Blakely, Sokoloff, Taylor & Zafman LLP (310) 207-3800
Title: Method And Apparatus For A Low Latency SourceSynchronous Address Receiver For A Host System Bus In A
Memory Controller

1st Named Inventor: Srinivasan T. Rajappa Express Mail No.: EV339914529US Sheet: 5 of 7 Docket No.: 42P9347C





FIG. 5

Blakely, Sokoloff, Taylor & Zafman LLP (310) 207-3800 Title: Method And Apparatus For A Low Latency Source-Synchronous Address Receiver For A Host System Bus In A Memory Controller

1st Named Inventor: Srinivasan T. Rajappa
Express Mail No.: EV339914529US

Docket No.: 42P9347C

Sheet: 6 of 7



Blakely, Sokoloff, Taylor & Zafman LLP (310) 207-3800 Title: Method And Apparatus For A Low Latency Source-Synchronous Address Receiver For A Host System Bus In A

Memory Controller

1st Named Inventor: Srinivasan T. Rajappa Express Mail No.: EV339914529US

Docket No.: 42P9347C

Sheet: 7 of 7

